• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 29 subscribers
  • Views 256 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AIC3204 32.768KHz ref CLK

Nicolas Deup
Intellectual 590 points
Other Parts Discussed in Thread: TLV320AIC3204Hi, Do you think that is is possible to configure the AIC3204 from a 32.768 KHz crystal or from a 32.768 Osillator ? My target is codec master mode, 8Ksps, 16bits, stereo, BCLK=512 KHz (word length may also be 20,24,32). Thanks. Nicolas
  • 0
    TI__Mastermind 46195 points

    Hi Nicolas,

    The input clock minimum is 512kHz if not using the PLL fractional dividers and 10MHz if using the PLL dividers. Also, internal modulators need around 128*FS minimum and internal processing needs around that value as well (search RC, or resource class, in TLV320AIC3204 datasheet and application reference guide).

    Regards,

    J-