This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320AIC3106 switch to LINE2

Hi,

I am working with TLV320AIC3106 codec IC. I have FM/AM radio connect to LINE2(L/R)+ and want it output to (LEFT/RIGHT)_LO+. How should I configure related register to switch to LINE2 through I2C?

My current setting:

Register 37 -> 0x00 (turn off DAC)

Register 80 -> 0x80 (route LINE2L to LEFT_LOP/M)

Register 90 -> 0x80 (route LINE2R to RIGHT_LOP/M)

Register 108 - > 0x44 (configure analog signal bypass switch)

According the settings above, I only got some noise.

Are there any other configurations I should set?

Thanks,

Josh

  • Hi Josh,

    Welcome to E2E and thank you for your interest in our products.

    I reviewed your register settings. In order to route LINE2(L/R)+ to (LEFT/RIGHT)_LO+ you only need to configure the register 108 with the value 0x44.

    I suggest to verify the input and output connections because it must work with your registers configuration.

    Best regards,

    Luis Fernando Rodríguez S.

  • Hi Luis,

    Thanks for your reply.

    If I only configure register 108, I can't hear anything.
    With configuration of register 80 and 90, I got some noise.
    Besides, should the register 40 need to be configured to 0x14? Or it does not matter?

    Regards,
    Josh
  • Hi Josh,

    If you're trying to route LINE2LP/M or LINE2RP/M to LEFT/RIGHT_LO+, you only need to configure register 108 as 0x44.

    However, if you're trying to route LINE2L to LEFT/RIGHT_LO+, it is necessary to configure the next registers:

    Register 0x14 (20) to Enable LINE2L      /     Register 0x17 (23) to Enable LINE2R

    Register 0x50 (80) to Route LINE2L to LEFT_LOP/M     /    Register 0x5A (90) to Route LINE2R to RIGHT_LOP/M

    Register 0x56 (86) to Enable LEFT_LOP/M      /   Register 0x5D (93) to Enable RIGHT_LOP/M

    Register 0x28 (40) to Enable the LINE2L/R bypass.

    Please note that registers 86 and 93 have a error in the datasheet. The bit D0 must be marked as READ/WRITE bit and it must be placed in '1' in order to fully power up the Outputs.

    This configuration must to work. If you don't have an expected value, I suggest to check your input and output connections.

    I hope this helps you. If you still have problems, please let me know.

    Best regards,

    Luis Fernando Rodríguez S. 

  • Hi Luis,

    Thanks for your help!

    Regards,
    Josh