• State
  • Locked Locked
  • Replies 10 replies
  • Subscribers 29 subscribers
  • Views 1093 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV3204AIC2354-EVM Configuration

Ignasi Pascual de Labasti
Intellectual 850 points

Hello,

I'm trying to use the TLV3204AIC2354-EVM . Using the EVM playback example, my sound source is throught the usb port.

I would like to use the sound path in1->adc->dac->hl, but it is not working. I'm sure, I don't do a proper configuration. Could you please give me instructions or examples how should I proceed? ( Yes, I have read applications notes and datasheets)

Thank you in advance.

Best Regards

ip

  • 0
    TI__Guru* 84915 points
    Hello Ignasi,

    I will search for some examples and I will post them as soon as possible.

    Best regards,
    Luis Fernando Rodríguez S.
  • 0 in reply to Luis Fernando Rodriguez S.
    Intellectual 850 points

    Great Luis Fernando!

    Thank you in advance. I will be waiting for them.

    ip

  • 0 in reply to Ignasi Pascual de Labasti
    TI__Guru* 84915 points

    Hi Ignasi,

    Please see the following script:

    Script.txt 
    ###############################################
# Software Reset
###############################################
#
# Select Page 0
w 30 00 00
#
# Initialize the device through software reset
w 30 01 01
#
###############################################



###############################################
# Clock Settings
# ---------------------------------------------
# The codec receives: MCLK = 11.2896 MHz,
# BLCK = 2.8224 MHz, WCLK = 44.1 kHz
###############################################
#
# Select Page 0
w 30 00 00
#
# NADC = 1, MADC = 2
w 30 12 81 82
#
###############################################
#
# Select Page 0
w 30 00 00
#
# NDAC = 1, MDAC = 2
w 30 0b 81 82
#
###############################################


###############################################
# Signal Processing Settings
###############################################
#
# Select Page 0
w 30 00 00
#
# Set the ADC Mode to PRB_P1
w 30 3d 01
#
# Set the DAC Mode to PRB_P8
w 30 3c 08
#
###############################################



###############################################
# Initialize Codec
###############################################
#
# Select Page 1
w 30 00 01
#
# Disable weak AVDD in presence of external
# AVDD supply
w 30 01 08
#
# Enable Master Analog Power Control
w 30 02 00
#
# Select ADC PTM_R4
w 30 3d 00
#
# Set the input powerup time to 3.1ms (for ADC)
w 30 47 32
#
# Set the REF charging time to 40ms
w 30 7b 01
#
###############################################



###############################################
# Recording Setup
###############################################
#
# Select Page 1
w 30 00 01
#
# Route IN1L to LEFT_P with 20K input impedance
w 30 34 80
#
# Route Common Mode to LEFT_M with impedance of 20K
w 30 36 80
#
# Route IN1R to RIGHT_P with input impedance of 20K
w 30 37 80
#
# Route Common Mode to RIGHT_M with impedance of 20K
w 30 39 80
#
# Unmute Left MICPGA, Gain selection of 6dB to make channel gain 0dB
# Register of 6dB with input impedance of 20K => Channel Gain of 0dB
w 30 3b 0c
#
# Unmute Right MICPGA, Gain selection of 6dB to make channel gain 0dB
# Register of 6dB with input impedance of 20K => Channel Gain of 0dB
w 30 3c 0c
#
# Select Page 0
w 30 00 00
#
# Power up LADC/RADC
w 30 51 c0
#
# Unmute LADC/RADC
w 30 52 00
#


###############################################
# Playback Setup
###############################################
#
# Select Page 1
w 30 00 01
#
# De-pop
w 30 14 25
#
# Route LDAC/RDAC to HPL/HPR
w 30 0c 08 08
#
# Power up HPL/HPR
w 30 09 30
#
# Unmute HPL/HPR driver, 0dB Gain
w 30 10 00 00
#
# Select Page 0
w 30 00 00
#
# DAC => 0dB
w 30 41 00 00
#
# Power up LDAC/RDAC
w 30 3f d6
#
# Unmute LDAC/RDAC
w 30 40 00
#
# Page 0
w 30 00 00
#
# Digital loopback
w 30 1D 10
#
###############################################

    It is a suggested configuration to route IN1L/R to HPL/R. 

    Please note that the register configuration was made for the clock settings: 

    MCLK = 11.2896 MHz; BCLK = 2.8224 MHz; WCLK = 44.1KHz.

    I hope this helps you. If you still have questions, please let me know.

    Best regards,

    Luis Fernando Rodríguez S.

  • 0 in reply to Luis Fernando Rodriguez S.
    Intellectual 850 points

    Hello Luis,

    Thank you very much for your help. Your script works well on the AIC3254EVM.

    My questions are related with the Clock settings, because when I'm using this script for other boards with the same AIC3254 , the component don't work again (for example this scrip doesn't work with TMS320C5517EVM). So I guess I'm missing something. Same script, different results (working, not working). I have the feeling is something around clocking configuration.

    I'm trying to understand why the AIC3254 doesn't work, so I can develop a proper Custom Board without external BCLK and WCLK.

    Thank you very much in advace, I hope I can make it work!

    ip

  • 0 in reply to Ignasi Pascual de Labasti
    TI__Guru* 84915 points

    Hi Ignasi,

    The script should work with any AIC3254 or AIC3204 codec. Maybe the problem could be related with the jumpers and switches of the EVM. Have you checked the EVM User's Guide?

    Best regards,

    Luis Fernando Rodríguez S.

  • 0 in reply to Luis Fernando Rodriguez S.
    Intellectual 850 points

    Hello Luis,

    First of all, thank you for all your help.

    All the jumpers and switches are connected on my evmc5517 like default mode. After reading the evm user's guide again, I don't see what should I change. Maybe I'm missing something. Could you please orientate me?

    Thanks a lot,

    ip

  • 0 in reply to Ignasi Pascual de Labasti
    TI__Guru* 84915 points

    Hi, Ignasi,

    Unfortunately, we only support the data converters. Please refer to the C5000 Ultra Low Power DSP Forum for any information about the C5517 EVM.

    If you need help with the codecs (any additional information or its behavior), please let me know.

    Best regards,

    Luis Fernando Rodríguez S.

  • 0 in reply to Luis Fernando Rodriguez S.
    Intellectual 850 points

    Hi,

    First of all, thank's for your help. If the other forum comes with a solution, I  will post it here too.

    Just in case, I would be very thankful if you can verify the script I'm using, it is the same you gave me, just adapted to the board.

      /* Configure AIC3204 */
	    AIC3204_rset(  0, 0x00 );      // Select page 0
	    AIC3204_rset(  1, 0x01 );      // Reset codec


	    /* PLL and Clocks config and Power Up */
	/// Texas Instruments

	    AIC3204_rset(  0, 0x00 );      // Select page 0

	    AIC3204_rset( 18, 0x81 );
	   	AIC3204_rset( 19, 0x82 );

	    AIC3204_rset( 11, 0x81 );
	    AIC3204_rset( 12, 0x82 );
	    

	    /* Signal Processing Settings */
	    AIC3204_rset(  0, 0x00 );      // Select page 0

	    AIC3204_rset( 61, 0x01 );

	    AIC3204_rset( 60, 0x08 );

	    /* Configure Power Supplies */

	    AIC3204_rset(  0, 0x01 );      // Select page 1

	    AIC3204_rset( 1, 0x08 );   /// Disable weak AVDD in presence of external
	    AIC3204_rset( 2, 0x00 );   /// Enable Master Analog Power Control Power up AVDD LDO
	    AIC3204_rset( 61, 0x00 );

	    AIC3204_rset( 71, 0x32 );   /// Set the input power-up time to 3.1ms (for ADC)
	    AIC3204_rset( 123, 0x01 );   /// # Set the REF charging time to 40ms

	    /// Recording Set Up
	    AIC3204_rset(   0, 0x01 );      // Select page 1
	    AIC3204_rset(  52, 0x80 );      /// Route IN1L to LEFT_P with 20K input impedance
	    AIC3204_rset(  54, 0x80 );      ///Route Common Mode to LEFT_M with impedance of 20K
	    AIC3204_rset(  55, 0x80 );      ///Route IN1R to RIGHT_P with input impedance of 20K
	    AIC3204_rset(  57, 0x80 );      ///Route Common Mode to RIGHT_M with impedance of 20K


	    AIC3204_rset(  59, 0x0c ); 		///# Unmute Left MICPGA, Gain selection of 6dB to make channel gain 0dB
	    								///# Register of 6dB with input impedance of 20K => Channel Gain of 0dB
	    AIC3204_rset(  60, 0x0c );      /// Unmute Right MICPGA, Gain selection of 6dB to make channel gain 0dB
	    								///# Register of 6dB with input impedance of 20K => Channel Gain of 0dB


	    AIC3204_rset(   0, 0x00 );      //  Select page 0
	    AIC3204_rset(  81, 0xc0 ); 		/// Power up LADC/RADC
	    AIC3204_rset(  82, 0x00 );		/// Unmute LADC/RADC



	    /*Playback Setup */
	    AIC3204_rset(   0, 0x01 );      // Select page 1
	    AIC3204_rset(  20, 0x25 );      /// De-pop: 16 time constants, 6k resistance
	    AIC3204_rset(  12, 0x08 );      ///Route LDAC/RDAC to HPL/HPR
	    AIC3204_rset(  13, 0x08 );
	    AIC3204_rset(   9, 0x30 );    ///Power up HPL/HPR and LOL/LOR drivers
	    AIC3204_rset(  16, 0x00 );    ///Unmute HPL/HPR driver, 0dB Gain
	    AIC3204_rset(  17, 0x00 );

	    AIC3204_rset(   0, 0x00 );  ///Select Page 0
	    AIC3204_rset(   65, 0x00 ); /// DAC => 0dB
	    AIC3204_rset(   66, 0x00 ); /// DAC => 0dB

	    AIC3204_rset(   63, 0xd6 );  /// Power up LDAC/RDAC
	    AIC3204_rset(   64, 0x00 );  /// Unmute LDAC/RDAC

	    AIC3204_rset(   0, 0x00 );  ///Select Page 0
	    AIC3204_rset(  29, 0x10 );  /// Digital LoopBack ADC out - > DAC in

    Thank you in advance.

    ip

  • 0 in reply to Ignasi Pascual de Labasti
    TI__Guru* 84915 points

    Hi, Ignasi,

    If my understanding is correct, the function AIC3204_rset(x,y) is used to write the value 'y' in the register 'x'. If yes, it seems to be in order.

    I'm not habituated to use the C5517 EVM, but in some examples that I saw, there are some libraries included to work with it. Have you included the correct libraries to program the EVM?

    Best regards,

    Luis Fernando Rodríguez S.

  • 0 in reply to Luis Fernando Rodriguez S.
    Intellectual 850 points
    Hi Luis,

    Thank you again.

    Yes, you are right. This is what the function does.

    All libraries are included, actually it works when I configure in1->analog amplifier->hl, or when I just use the classic example with the bus i2s. It should be something about board configuration. The trouble is just with this special configuration.

    Thank you a lot for you help and assistance.

    ip