• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 29 subscribers
  • Views 667 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320ADC3101 Questions about operation

na na78
Guru 16770 points
Other Parts Discussed in Thread: TLV320ADC3101

Hi

We have some questions about TLV320ADC3101.

1. What is the state of I2C and I2S interfaces when ~RESET pin is low? Hi-Z?
2. Are there any problem if BCLK(MCLK) is not provided when ~RESET pin is low? (As slave mode)
3. Can you do the I2C communication without external clock in?

regard

  • 0
    TI__Guru* 84915 points

    Hi, na,

    1. The I2C pins will be in high state due to the pull-up resistors. Regarding the I2S interface, WCLK, BCLK and DIN will be configured as inputs when RESET pin is low. By other hand, DOUT pin will be in Hi-Z.
    2. There's no problem if the clocks are not provided when RESET pin is low. The I2S interface clocks are independent from the RESET pin.
    3. I2C communication is not related with the external clocks (such MCLK, BCLK and WCLK). In order to make the I2C communication it is only necessary to ensure that the ADC3101 is powered on correctly (all power supplies applied).

    Best regards,
    Luis Fernando Rodríguez S.