This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AIC3204 schematic

Other Parts Discussed in Thread: TLV320AIC3204EVM-K

Dear Sirs

I use AIC3204 for my new project.

The schematic is shown as follow.

But AIC3204  could not work. Could you help me review the circuit? Thanks

BRS

Nat

  • Hi, Nat,

    I already reviewed the schematic and it seems to be correct. I would only suggest to connect the thermal pad to the analog ground plane.

    Best regards,
    Luis Fernando Rodríguez S.
  • Dear Luis

    The following txt is my register setting.

    I want to use HP function.

    But my HP function does not work.

    Could you help me to check? Thanks

    ===============================================

    # MICBIAS powered up; AVDD selected
    w 30 33 70
    #
    # Route IN1L to LEFT_P with 20K input impedance
    w 30 34 80
    #
    # Route Common Mode to LEFT_M with impedance of 20K
    w 30 36 80
    #
    # Route IN1R to RIGHT_P with input impedance of 20K
    w 30 37 80
    #
    # Route Common Mode to RIGHT_M with impedance of 20K
    w 30 39 80
    #
    # Unmute Left MICPGA, Gain selection of 6dB to make channel gain 0dB
    # Register of 6dB with input impedance of 20K => Channel Gain of 0dB
    w 30 3b 0c
    #
    # Unmute Right MICPGA, Gain selection of 6dB to make channel gain 0dB
    # Register of 6dB with input impedance of 20K => Channel Gain of 0dB
    w 30 3c 0c
    #
    # Select Page 0
    w 30 00 00
    #
    # Power up LADC/RADC
    w 30 51 c0
    #
    # Unmute LADC/RADC
    w 30 52 00
    #
    ###############################################

    ###############################################
    # Playback Setup
    ###############################################
    #
    # Select Page 1
    w 30 00 01
    #
    # De-pop
    w 30 14 25
    #
    # Route MAL/MAR to HPL/HPR
    w 30 0c 02 02
    #
    # Power up HPL/HPR and MAL/MAR
    w 30 09 33
    #
    # Unmute HPL/HPR driver, 0dB Gain
    w 30 10 00 00
    #
    ###############################################


    ===============================================

    BRS

    Nat

  • Hi, Nat,

    Could you add the following lines to your code?

    # Page 0 selected
    w 30 00 00
    #
    # Software reset
    w 30 01 01
    #
    # Clock settings
    w 30 04 03 91 08
    w 30 0D 00 80
    w 30 14 80
    w 30 0B 82 88
    w 30 12 82 88
    #
    # Disable weak AVDD-DVDD connection
    w 30 00 01
    w 30 01 08
    #
    # Power up analog blocks
    w 30 02 00

    Please let me know if the problem persists.

    Best regards,
    Luis Fernando Rodríguez S.

  • Dear Luis

    Thank you for your help.

    BRS

    Nat

  • Dear Luis
    Thank you for help.

    Please ignore the above question.
    The following txt is my register setting.
    I want to use HP and MIC function.
    But all function does not work.
    Could you help me to check? Thanks



    ###############################################
    # High Performance Stereo Playback
    ###############################################

    ###############################################
    # Software Reset
    ###############################################
    #
    # Select Page 0
    w 30 00 00
    #
    # Initialize the device through software reset
    w 30 01 01
    #
    ###############################################

    ###############################################
    # Clock Settings
    # ---------------------------------------------
    # The codec receives: MCLK = 11.2896 MHz,
    # BLCK = 2.8224 MHz, WCLK = 44.1 kHz
    ###############################################
    #
    # Select Page 0
    w 30 00 00
    #
    # NADC = 1, MADC = 2
    w 30 12 81 82
    #
    # NDAC = 1, MDAC = 2
    w 30 0b 81 82
    #
    ###############################################

    ###############################################
    # Signal Processing Settings
    ###############################################
    #
    # Select Page 0
    w 30 00 00
    #
    # Set the DAC Mode to PRB_P8
    w 30 3c 08
    #
    ###############################################

    ###############################################
    # Initialize Codec
    ###############################################
    #
    # Select Page 1
    w 30 00 01
    #
    # Disable weak AVDD in presence of external
    # AVDD supply
    w 30 01 08
    #
    # Enable Master Analog Power Control
    w 30 02 00
    #
    # Set the input powerup time to 3.1ms (for ADC)
    # w 30 47 32
    #
    # Set the REF charging time to 40ms
    w 30 7b 01
    #
    # Select ADC PTM_R4
    w 30 3d 00
    #
    # Enable LDO source
    w 30 02 01
    #
    ###############################################

    ###############################################
    # Recording Setup
    ###############################################
    #
    # Select Page 1
    w 30 00 01
    #
    # MICBIAS powered up; AVDD selected
    w 30 33 70
    #
    # Route IN1L to LEFT_P with 20K input impedance
    w 30 34 80
    #
    # Route Common Mode to LEFT_M with impedance of 20K
    w 30 36 80
    #
    # Route IN1R to RIGHT_P with input impedance of 20K
    w 30 37 80
    #
    # Route Common Mode to RIGHT_M with impedance of 20K
    w 30 39 80
    #
    # Unmute Left MICPGA, Gain selection of 6dB to make channel gain 0dB
    # Register of 6dB with input impedance of 20K => Channel Gain of 0dB
    w 30 3b 0c
    #
    # Unmute Right MICPGA, Gain selection of 6dB to make channel gain 0dB
    # Register of 6dB with input impedance of 20K => Channel Gain of 0dB
    w 30 3c 0c
    #
    # Select Page 0
    w 30 00 00
    #
    # Power up LADC/RADC
    w 30 51 c0
    #
    # Unmute LADC/RADC
    w 30 52 00
    #
    ###############################################

    ###############################################
    # Playback Setup
    ###############################################
    #
    # Select Page 1
    w 30 00 01
    #
    # De-pop
    w 30 14 25
    #
    # Route MAL/MAR to HPL/HPR
    w 30 0c 02 02
    #
    # Power up HPL/HPR and MAL/MAR
    w 30 09 33
    #
    # Unmute HPL/HPR driver, 0dB Gain
    w 30 10 00 00
    #
    ###############################################

    BRS
    Nat
  • Hi, Nat,

    I already tested your register configuration on the TLV320AIC3204EVM-K and it works correctly. I obtained the IN1 signal on the HP output.

    Could you provide information about the power pins? What voltage values are you using on your circuit?

    Best regards,
    Luis Fernando Rodríguez S.