Hi everyone,
I'm trying to use DIX4192 in an audio broadcast system where we make use of U databit. The circuit is designed so that the main processor receives transmission and reception interrupts from DIX4192. The problem I am facing is that when receiving an interrupt "Receive buffer", the processor starts reading the 48 User data registers from the address 40h of page 1 through I2C interface in multi read mode. In almost 10% of the frames, randomly a left channel register appears with value 00h and the value that should be there appears in the equivalent register of the right channel. p.ex.: the register 4Bh should be 55h but was read as 00h and the 55h byte appears in the 4Ah register.
In order to identify the source of the problem, I setup a GPIO with U databit and using a data analyzer, recorded the frame received and the data was correct.
The problem seems to be really in the state machine of I2C interface and I wonder if it's a known issue and if there is a workaround that allows the use of this device in these conditions.
Thanks,
Gershon