• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 29 subscribers
  • Views 339 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCM1808, System clock frequesncy in slave mode

Taketo Sato
Genius 9465 points
Other Parts Discussed in Thread: PCM1808

Hello team,

I would like to know about PCM1808 system clock frequency.
I guess PCM1808 is designed for use that system clock frequency is 256fs, 384fs and 512fs, can the device accept 128fs as system clock input?
Is there internal circuitry(clock detector or clock divider) conflict and we cannot see proper operation?

Best regards,
Taketo Sato

  • 0
    TI__Mastermind 27850 points
    Hi Taketo-san,

    This limit is likely to do with the minimum needed instruction cycles per sample that the decimation filter requires. It may be that at 128*FS the clock is not moving fast enough for the decimation filter to complete each sample. If this operation is required, I would suggest moving to the PCM186X family as it will kick in its PLL to solve this issue.

    Justin