This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: PCM3008
From our datasheet of PCM3008 it will generate some noise and according to test it happens indeed, could we use some method to avoid the click noise?
Since we will use PCM3008 to replace AK4554VT.
Pls. kindly give some advice, thanks a lot!
As the datasheet mentions, this noise issue is an expected behavior of the device when the clocks provided to the codec are not synchronized. The only way to avoid the noise would be by ensuring the clocks to be synchronized at all times. If the asynchronous behavior is expected in the end-system as part of an initialization process, maybe you can suggest to keep the device in powerdown (assert /PDAD and /PDDA pins to low) until clocks are stable.
-Diego Meléndez López Audio Applications Engineer
In reply to Diego Melendez:
Could you kindly give some method to test and control the clocks synchronized?
Btw, there is other issue as follows:
From the datasheet the BCK is 64, 48 or 32 clocks of BCK?
In reply to Lian Wu:
Below pictures are LRCK and MCLK, are they OK?
Thanks for the feedback. Even if the clock rates relations are matching between LRCK and MCLK, the synchronization might not be good if the clocks are not generated from the same source (in general, the host device). In order to ensure the synchronization between LRCK and MCLK, LRCK should be generated from MCLK at some point. Could you please confirm if LRCK is generated from the MCLK in your system?
About the BCK/LRCK relationship, the device expects either 32, 48 or 64 bit clocks per word clock. As long as any of these relations are met, the device will operate properly.
Customer confused with the below information:
PCM3008 does not need a specific phase relationship between LRCK and system clock, but does require the synchronization of LRCK and system clock.
If the relationship between system clock and LRCK changes more than ±4 BCK during one sample period
Could you give us some steps of testing synchronization? Or some diagram?
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.