This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DIX4192: LOCK de-assert condition

Part Number: DIX4192

Hi,

I confirmed following E2E thread, then I have additional question about "LOCK" pin.
https://e2e.ti.com/support/data_converters/etc_data_converters/f/77/t/608170

* According to above thread, there is following sentence.

"For the LOCK bit to be active, both AES3 decoder [which implies AES3 frame] and PLL2 block have to involved."

Then, I have following question.

Q1. If SPDIF AES3 flame signal is lost(this means that bit polarity will change ) by certain reason (Ex. EMC noise) during data transmission, when how many bits(or flame) are missing, will LOCK be de-asserted ?

Best Regards,