Hi,
datasheet of the ADS8327 says that ist supports CPOL=0,CPHA=1 (should be SPI mode 1) and CPOL=1,CPHA=0 (should be SPI mode 2). In both of this modes, the master should sample the data at the falling clock edge. But the scope tells me, that the ADS changes its SDO line at the falling edge (with a delay of max 16ns). So this indicates I should sample at the rising clock edge, right. Is the datasheet wrong or am I?
Regards
Stefan
Hi Stefan,
Neither you nor the data sheet are wrong. Is it safe to assume that you are running the ADS8327 with a relatively slow SCLK? The SDO does actually get released with the falling SCLK edge (with a fixed delay) in order to support the high speed serial interface. If you were running the clock at the 33MHz maximum speed listed in the data sheet, that 16ns delay you see would make the phase relationship look 'normal'.
Regards,
Tom
Thx Tom,
I got it working.
Great to hear! Thanks for letting us know.