We have an application where we want to use 5 of these devices, on a common SPI bus with SCLK, MOSI, and LDAC lines bussed out to all 5 devices and five separate SYNC lines, one to each device. The data sheet implies that we can use the SYNC line as a chip select in this manner but I would like to confirm this.
