This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: DDC264EVM
I use the DDC264EVM. and I would like to use the Hardware trigger but:
1/ The datasheet and the REVISION board and the Verilog_Firmware version of DDC264EVM don't match together.
- The version of the board is REV1 that we have bought.
- The datasheet of the DDC264EVM is REVA
- The revision of code source Verilog is REVB
2/ In the verilog code source, the "top_constraints_2.ucf" file is the Input-Output pin assigned of the FPGA and we do'nt recognize the location of the "HARDWARE_TRIG_IP" pin in this "top_constraints_2.ucf" file .
Please, can you give me some informations about that?
Thanks a lot for your help.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.