I cannot find any timing diagrams for non DES and DDR mode together. Can you verify the ADC12D1600RF can be setup as listed below:
Non DES - non Dual Edge Sampling and
4/3 GHz input clock sample rate and
Demux mode - data at half the sample rate on two busses and
DDR mode - Double Data Rate on each bus and
ECM mode - extended control mode and
One channel powered down.
Figure 4 on page 32 (current web datasheet) shows output data clocking for 1:2 demux. You can see that the data outputs update on both edges of DCLK, so this is the DDR mode.
Your desired mode of operation is definitely possible, and is pretty standard. The I or Q channel can be powered down using either the PDI/Q bits in Configuration Register 1, or the PDI and PDQ control pins, see Section 17.3.4. Also please see TABLE 25 on how to terminate the analog inputs of a channel that is powered down.
I hope this is helpful. Please let us know if you need anything else.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.