This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: ADC12D1620QML-SP
In the datasheet for the ADC12D1620QML-SP device, Table 7 outlines the performance difference between the various modes of the device (DESI/Q, DESIQ, DESIQCLK). However, there are no performance charts in the datasheet that show the various performance curves for DESI mode.
Does this information exist somewhere? We need a more quantitative measure to evaluate what mode we should use the device in. The missing data for DESI (or DESQ) mode needs to be understood for SFDR. Table 7 indicates that DESI (or DESQ) mode has the highest SFDR performance with the lowest input bandwidth. What does this mean?
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Brian2001:
A number of the Typical Characteristics Figures include performance for DES mode. (See the Red curve in Figure 13 - Figure 30).
This information is applicable for either DESI or DESQ mode of operation.
This document (http://www.ti.com/general/docs/lit/getliterature.tsp?literatureNumber=tidu175&fileType=pdf) helps explain the ADC input mux configurations for the different non-DES and DES sampling modes. The DESI and DESQ modes have the best signal path matching from ADC input to internal I-channel and Q-channel converters. This minimizes interleaving spurs caused by amplitude, offset and timing errors and gives the best SFDR performance. Unfortunately this input mode has relatively higher parasitic loading on the input signal, resulting in reduced input bandwidth compared to the non-DES modes and the other DES modes (discussed next).
DESIQ and DESCLKIQ have relatively lower parasitic loading but worse signal path matching. The reduced loading results in higher input bandwidth performance, but the degraded matching causes increased interleaving spurs and reduced SFDR performance compared with DESI or DESQ modes.
I hope this is helpful.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.