• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 267 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLC5540

srilakshmi padavala
Prodigy 50 points

Hi,

We are using TL5540i ADC in our application. We need IBIS model for signal integrity analysis. Request you to provide the same if it is available.

Thanks,

Srilakshmi

  • 0
    TI__Genius 17290 points

    Hi Srilakshmi,

    Unfortunately we do not have a model available for this part. If the digital lines are relatively long, I would suggest using a CMOS buffer to limit the amount of current the part must source to prevent ground bounce and degraded AC performance. If the traces are not too long (1" - 2"), then place series resistors right at the output of the part to limit the current. The value of the resistor will depend on the load that the FPGA provides and you may need to tweak these slightly. I would suggest starting with 50Ω.

    Regards,
    Matt Guibord