• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 47 subscribers
  • Views 644 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TSW1400EVM, Application report SLAA545

Larry Herald
Prodigy 155 points
Other Parts Discussed in Thread: DAC3482, ADS4249, DAC3482EVM, CDCE62005

I am attempting to replicate the setup in the application report SLAA545 to setup a repeater application using the TSW1400EVM along with the ADS4249 and DAC3482 evaluation boards.  I previously downloaded the firmware project from this forum and now am trying to program the Stratix IV device on the TSW1400.

Is this accomplished with the JTAG port or is there a configuration option in the High Speed Data Converter Pro v4.00 software?.

If it is using the JTAG port an the USB blaster can you give me some information on how to configure the jumpers on sheet 21 of the schematics of the TSW1400EVM to use the JTAG port.  Also if this is setup can you give me some information on how you setup the various registers on the DAC and ADC evaluation boards as well.  It looks like it would be possible to setup the jumpers on the ADC board to configure it but I'm not sure what I need to do on the DAC board.

Thanks,

Larry

  • 0
    TI__Genius 17290 points
    Hi Larry,

    The firmware can be downloaded to the TSW1400 through HSDCPro. After connecting to the TSW1400, you can go to "Instrument Options" and select "Download Firmware". You'll then be able to select the desired firmware. Note that custom firmware (including this one) will not be functional in HSDCPro outside of downloading the firmware.

    The JTAG port can be used to download the firmware as well, however there are a number of resistors that will need to be removed and installed. You can find the schematic on the TSW1400EVM product page under "Design Files". The JTAG connector (J13) is on page 21. There are eight resistors that must be installed (R129-R132 and R57-R60) and another 4 that have to be removed (R61-R64). An Altera programming pod can then be used to interface directly with the FPGA using their software.

    Regards,
    Matt Guibord
  • 0 in reply to Matt Guibord
    Prodigy 155 points

    Initially I got a message that no firmware was loaded when I tried this.  I noticed that the .rbf file generated when I compiled the ads4249_dac3482 project was not the same size as the other firmware included for the TSW1400, this was due to the project having compression set.  Once I removed that and attempted to program the FPGA with the correct size .rbf file I got the same message that it did not load but see that the LED's are consistent with the firmware being loaded.  I can see the LED's respond accordingly when I press reset so I know that it did load.

    The rx pll shows it is locked based on the LED's and the configuration of the ADS4249 appears to be fairly simple with the jumpers.  I have it set in BIN LVDS mode with the jumpers.  I'm running the DAC3482EVM Software Control through the USB interface to set the DAC3482EVM registers.  A configuration file would be helpful for the DAC3482EVM so that I can load the registers with the appropriate values for this example.  It does not appear that I can set things like interpolation with any jumpers on the board. I can see that it comes up with x8 interpolation instead of x4 along with the input FIFO enabled, I'm not sure how the FIFO was set up for this example.  Also the registers and settings for the CDCE2005 have capacitance and resistor values with no information on what they should be.  Any information you can give me on how the registers and values were setup on the DAC3482EVM for this example would be helpful.

    Thanks,

    Larry 

  • 0 in reply to Larry Herald
    TI__Guru 66044 points

    Larry,

    The DAC3482 EVM config for the project requires an external 1GHz clock source to the clock input SMA port of the EVM. The on-board CDCE62005 divide the input clock by /4 to provide the reference clock to the FPGA.

    The attached config file configures the DAC3482 EVM to 4x interpolation, FDAC = 1GSPS, FDATA = 250MSPS, FPGA_CLOCK at 250MHz.

    Additional DSP path on the DAC3482 such as NCO, QMC gain/phase, and QMC offset were NOT enabled.

    See attached

    DAC3482EVM_4x_int.txt 
       x00	   x028C
   x01	   x0000
   x02	   x8002
   x03	   xA001
   x04	   x4DF1
   x05	   x0000
   x06	   x3400
   x07	   xFFFF
   x08	   x0000
   x09	   x8000
   x0A	   x0000
   x0B	   x0000
   x0C	   x05A6
   x0D	   x05A6
   x0E	   x05A6
   x0F	   x05A6
   x10	   x3000
   x11	   x0000
   x12	   x0000
   x13	   x0000
   x14	   x0000
   x15	   x0640
   x16	   x0000
   x17	   x0640
   x18	   x205F
   x19	   x10F4
   x1A	   x4820
   x1B	   x0800
   x1C	   x0000
   x1D	   x0000
   x1E	   x1111
   x1F	   x8882
   x20	   x2400
   x22	   x1B1B
   x23	   x001F
   x24	   x1000
   x25	   x7A7A
   x26	   xB6B6
   x27	   xEAEA
   x28	   x4545
   x29	   x1A1A
   x2A	   x1616
   x2B	   xAAAA
   x2C	   xC6C6
   x2D	   x0004
   x2E	   x0000
   x2F	   x0000
   x30	   x61A8
   x7F	   x0001
CDCE62005 Registers
Freq:19.200000MHz
Address	Data
00		80400000
01		813C0001
02		81400002
03		C1840003
04		C1840004
05		29F01A55
06		44AF0006
07		165294A7
08		20001808