• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 183 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC14155QML-SP Setup and Hold Times

Timothy Rink
Prodigy 10 points
Other Parts Discussed in Thread: ADC14155QML-SP

I see that the datasheet for the ADC14155QML-SP characterizes the setup and hold times at 155 MHz.  The the part is run at a lower clock speed (for example 75 MHz), how is the setup and hold time changed?  It seems reasonable that either the setup or hold time would extend with respect to the clock period.

  • 0
    TI__Expert 4340 points

    Timothy,

    I do not think there is any available characterization data at lower sampling rates, though I think you can safely assume that the setup and hold times will stay the same and therefore provide a wider window of operation as the clock period increases.

    Regards, Josh