This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS54j66EVM Mating FMC Board

Other Parts Discussed in Thread: ADS54J66, ADS54J66EVM

Hi

I'm using Xilinx VC709 Connectivity Kit and i need a 4 channel 14 bit ADC with true interfacing capability to my evaluation board. My search results show that TI ADS54J66 evaluation module supports my requirements and includes an FMC connector.

1- Can i interface correctly these two eval. modules with full performance 4 channel parallel ADC support at 500 Msps?

2- Where can i find ads54j66evm schematic for same checking?

Thanks

  • Moham,

    We have never tested any of our boards with a VC709 and neither has the Xilinx JESD204B IP team we have been working with. Here is what they sent me when I asked them what would be required to do this task using the existing Xilinx source code provided on the TI TSW14J10EVM product folder:

      

    The customer could do this themselves.

    The following instructions would let them create a fixed line rate design!

     

    To port the VC707(etc) design, what they would need to do is:

    • ·         Edit the build_it.tcl script to create a “BOARD” called VC709
    • ·         Create a constraints file “VC709.xdc” in the constraints directory with the required IO constraints.
    • ·         Replace the PHY settings in the script “create_block_diag.tcl” with those for a JESD204 PHY generated for a VC709 at whatever line rate they wish to run. They may have to correct a few other little issues with this script that may appear trying to build for a VC709
    • ·         Edit the Microblaze software to stop it trying to program the line rate in the JESD204 PHY, but still respond correctly to HSDC pro. Then create an elf.

     

    Then simply set BOARD=”VC709” and run the build_it.tcl script.

     

    Regards,

    Jim

  • Jim,

    As you know FMC connectors and included boards have standard signalling and my question is that if we assume xilinx board GBT connections are perfect, 4 output JESD204B lanes of ADS54J66EVM can support maximum performance and speed in parallel form simultaneously?

    Regards
  • Correct.