• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 383 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC07D1520 calibration cycle

er ober
Prodigy 70 points

Hi,

The calibration time parameters are defined in the `Converter Electrical Characteristics' with respect to number of Clock Cycles. Which clock is this referencing?

In the applications information section (2.4.2), the datasheet says the 'calibration procedure is exactly the same whether there is an input clock present upon power up or if the clock begins some time after'. This suggests that the 1.5 GHz input clock is not required for the calibration cycle.


thanks

  • 0
    TI__Mastermind 43930 points

    Hi er

    Please also refer to section 1.1.1 Calibration.

    The power-on calibration process will start after tCAL_DLY input clock cycles (CLK+ and CLK-), and will complete after tCAL input clock cycles. The results are only valid given a stable input clock between fCLK(max) and fCLK(min).

    As noted in section 1.1.1, "For best performance, it is recommend that an on-command calibration be run 20 seconds or more after application of power and whenever the operating temperature changes significantly, relative to the specific system performance requirements."

    Best regards,

    Jim B