• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 630 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC32RF45: Data sheet inconnsistencies

Jeff Coletti
Expert 8645 points
Part Number: ADC32RF45

My Customer is asking about a couple of data sheet inconsistencies:

 

First Question :

 

We wanted to try out the offset correction function.   There is a discrepancy in the data sheet between the register definition and the paragraph that describes how to use the offset correction.  

 

 

 

 

cid:image001.png@01D2A481.51644D30

 

 

 

cid:image002.png@01D2A481.51644D30

 

Second Question

 

Also, is the compensation for just the DC offset between the interleaved converters or does it also compensate for the gain offsets?

 

Thanks

 

Jeff Coletti

  • 0
    TI__Mastermind 29220 points

    Hi,

    The forum isn't showing me the pasted images from the datasheet, but I know from your earlier email (that I have flagged for me to respond to) that you are looking at Figure145/Table 54 and Table 118. 

    The discrepancy seems to revolve around bits 5 and 6 in register 68.   The Figure 145 and Table 54 say that bit 5 must be set to '1' with bit 6 set to '0'.    The script in table 118 has these two bits backwards, setting bit 5 to '0' and bit 6 to '1'.    The other 6 bits of the register look to be consistent.

    I need to have the design team tell me which one is correct.  (But at present, I wrote the SPI GUI to follow what Figure 145 / Table 54 says, and that seems to work from what I can observe.)

    Regards,

    Richard P.

  • 0 in reply to Richard Prentice
    TI__Mastermind 29220 points

    Hi,

    Table 118 is the correct table while table 54 (and 53) will need to be corrected in the next revision of the datasheet.  Bit D6 of the register address x68 in the offset correction page must be set to '1' while bit D5 will be zero.    The configuration files that have been supplied with the EVM SPI GUI came from the design team and are correct and in accordance with table 118.   I also need now need to fix this bit assignment in the EVM SPI GUI even though the config files are correct, the code in the SPI GUI front panel controls were written to conform with tables 53 and 54.  There is a new revision of EVM SPI GUI in development right now so this will be fixed there.  The design team is revising the datasheet.

    Regards,

    Richard P.