• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 286 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC12D500RF: ADC12D500RF Schematics design review.

kirty
Prodigy 60 points
Part Number: ADC12D500RF

Hi,

i am using an ADC (ADC12D500RF) in my design, which is operating on 1 Gsps sampling rate interfaced with virtex-7 FPGA. The IF frequency at the input is 200MHz~300MHz. I am using this high sampling rate for the first time, so i want the hardware design to be reviewed. please reply to this thread so that i can share my design.

Thanks in advance,

KIRTY

  • 0
    TI__Mastermind 43910 points

    Hi KIRTY

    If possible please attach your schematics to the E2E post. If you click on the "Use rich formatting" link below the entry field you can then add attachments.

    If you don't want to share publicly you can CONNECT to my E2E user ID and we can communicate privately.

    Best regards,

    Jim B