This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TSW40RF80EVM: TSW40RF80EVM - Configuration difficulties

Part Number: TSW40RF80EVM
Other Parts Discussed in Thread: DAC38RF80

Hi,

I want to test the DAC38RF80 in a dual IQ dual DAC mode (the default state  supports single IQ dual DAC mode).

In the default mode everything works fine ( including interfacing with the high speed data converter pro).

When i try to configure it to a different state ( using the configuration file 2T2R_RevC_ConstInput_12xDec_24xint_2949p12M_5859p2_2IQ_4915p2Gb.cfg)

i can't manage to output a signal from the DAC, not to mention using the  high speed data converter pro.

The label don't update (interpulation, sampling rate, etc)

Could you provide a step by step guideline to configuring the EVM to a mode different from the default one?

Also, 

In case i would like to use a different reference frequency at the input to the on chip PLL inside the DAC, do i need to
define different value for the digital/analog delays of sysref in order to meet setup and hold spec?

Thanks in advance,
Guy.

  • Hi,

    Reminder.

    Thanks,
    Guy.
  • Guy,

    Sorry for the late response - it seems it was placed in the wrong forum and just recently moved into our forum. One of our engineers will get back with you shortly.

    Ken.
  • Guy:

    Since you can get the default mode working that is a good sign that the HW is functional.  It looks like you are using a good config file for dual IQ approach.  I enclosed a copy of a config file I used just in case. When the config file is loaded, the constant input is engaged so that a tone is output at 1960 MHz (default).  If there is no tone then you can try a couple of things.

    • Press Tune PLL to ensure internal clock is locked
    • Press the JESD Reset button (sometimes this fixes things)
    • Check the clocking page to verify lock detector reads 3, 4, or 5.  If not, the PLL is not locked.
    • If this is the case, check the PLL trim.  Verify that the software allows a max value of 127
    • If not, then you may have an older version of the software.  The latest version is available on the TI web

    The front panel quick start values do not update with config file settings.  Sometimes I manually update these parameters to match the config file so that I do not confuse myself.

    If you want a different reference frequency to the DAC PLL, then you do not need to adjust any delays.  You will have to adjust the DAC PLL dividers to work with your frequency of choice.

    --Russell

    2T2R_RevC_ConstInput_12xDec_24xInt_2949p12M_5898p2_2IQ_4915p2Gb.cfg