• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 46 subscribers
  • Views 401 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Inquiries regarding ADS1672

Atsushi Okui
Genius 4015 points
Other Parts Discussed in Thread: ADS1672

Hello, all

Now we have some inquiries regarding ADS1672 from our customer.

Please refer to the items below, and feedback us with your comment.

1) When referring "TIMING REQUIREMENTS: Internal SCLK" on datasheet page 7, we could understand that the CLK duty cycle of Internal SCLK is in the range of 45 to 55%.

However, we could not find out about the case using external SCLK for serial data read. Please let us clarify whether we do not have to consider about duty cycle on this case.

2) When referring "Table 2. Noise Performance" on datasheet page 14, we could understand that each parameters on this table is based on fCLK = 20MHz.

However, since our usage on this device is fCLK = 6.5MHz, please let us clarify how these parameters would be changed on our case. 

We thank you in advance for your information.

Best regards,

  • 0
    TI__Mastermind 23235 points

    Hello Atsushi -

    The CLK requirements for internal SCLK (page 7) should be similar to external SCLK.  The timing illustrations are more to note the differences in behavior based on the SCLK signal source.  The CLK signal must always be supplied from an external source and therefore the requirements are the same.

    In regards to your second question, are you asking if there is data available for different clock rates or just some general guidelines?  There are several plots that should different datarates, but we will need to research and see what we have in terms of data that we can share.

  • 0 in reply to Greg Hupp
    TI__Mastermind 23235 points
    Hello Atsushi -
    With regard to the performance at lower clock rates:
    The performance of the device at lower clock rates should not be worse that those provided in Table 2
  • 0 in reply to Greg Hupp
    Genius 4015 points

    Greg-san,

    Thank you for your prompt reply.

    We would appreciate if you could show frequency characteristic of this noise.

    We thank you once again for your information.

    Best regards,

  • 0 in reply to Atsushi Okui
    TI__Mastermind 23235 points
    Hello Atsushi -
    Unfortunately, we do not have the frequency characteristics of the noise at difference clock rates available to provide to you.