Hi Team,
My customer considers to use "Synchronous mode" of DAC5578 and intends to fix the logic level of #LDAC pin and #CLR pin.
In that case, is it correct to set #LDAC pin to "Low" level and #CLR pin to "High" level?
I would like to confirm just in case.
Best Regards,
Yaita / Japan disty