This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC6311 - overshoot and undershoot at the digital pins

Guru 20090 points
Other Parts Discussed in Thread: DAC6311

Hi,

There are the undershoot about 300~360mV at the /SYNC, SCLK, DIN pins as attached image.


Question 1 .
IN the datasheet, there are the absolute maximum ratings as "-0.3V to +AVdd + 0.3V " for DC voltage.
Could you please let me know the AC absolute maximum ratings?
Can the DAC6311 accept this undershoot ?

Question 2.
Could you please let me know the AC absolute maximum ratings for overshoot?

The customer mesured this waveform by passive probe on the testpoint of /SYNC , SCLK , DIN , GND.
There are the 3cm trace between these testpoints and IC pins.

I can send schematics if you contacted to the following my e-mail address.
asaka-r@clv.macnica.co.jp

Best Regards,
Ryuji Asaka 

  • Hello Asaka-san,

    Ryuji Asaka said:
    Question 1 .
    Can the DAC6311 accept this undershoot ?

    Yes. The DAC6311 has an ESD diode to GND that will conduct due to this undershoot. It will not affect the performance of the DAC. The AC ratings can only be guaranteed to be the same as the DC ratings. Keep in mind that these Abs Max ratings hold across temperature as well, meaning that there is some headroom if the part is only being used at room temperature. This headroom is something that cannot be guaranteed by TI at a specific temperature, only across the entire temperature span.

    Ryuji Asaka said:
    Question 2.
    Could you please let me know the AC absolute maximum ratings for overshoot?

    The AC ratings can only be guaranteed to be the same as the DC ratings. For undershoot, the conduction to GND will not affect the performance of the device. The overshoot, can affect the performance of the DAC. There is also an ESD diode to AVDD which will conduct if the overshoot it too large, the output can begin to show show large digital feedthrough. For the 8-bit DAC6311, this will probably be a very minor issue.

    • What is the frequency of the CLK you are using?
    • Would it be acceptable to slow this down using a passive R or C?
    • What is the maximum glitch allowed at the output?
  • Hello Maiya san,

    Thank you for the reply.

    (Question 1)
    Please let me ask about undershoood for confirmation.
    The Digital input absolute maximum ratings is "–0.3 to +AVDD +0.3".
    And the undershoot voltage in the waveform which I attached is about -3.6V.
    I understood that the DAC6311 accept this undershoot since DAC6311 has ESD diode.

    Could you please let me know the acceptable undershoot voltage ?


    (Question 2)
    I understood that the overshoot rating is same with DC absolute maximum voltage.
    I will check your questions.

    Best Regards,
    Ryuji Asaka



  • Ryuji Asaka said:
    And the undershoot voltage in the waveform which I attached is about -3.6V.
    I understood that the DAC6311 accept this undershoot since DAC6311 has ESD diode

    The undershoot in the waveform that you attached is -0.36 V, not -3.6 V correct?

    The DAC6311 performance will not be affected by an undershoot in the digital supplies of -0.36 V at 25 °C. The ESD diode will allow current to flow to GND from the DIO. If the undershoot is too large, it is possible that it may instantaneously charge the GND to a voltage lower than 0 V. Please try to minimize the undershoot as much as possible to avoid charging the GND to a voltage different than 0 V, as this may affect other devices around your system.

  • Hello Meija san,

    Sorry, -3.6V is typo.
    I understood that the DAC6311 performance will not be affected by this undershoot.

    Best Regards,
    Ryuji Asaka