Dear all,
How should I bias CLK if I'm only going to use the internal clock? I'm, of course, pulling CLKSEL to VDD.
It's not clear to me from the datasheet what's to be done. When I leave the CLK pin unconnected, EAGLE complains and gives me an error.
Thanks in Advance for your help
Ernesto