This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PGA411-Q1: Some questions on EV application

Part Number: PGA411-Q1

Hi Team,

  Could you help check below questions from my customer about PGA411-Q1?

1.What's the recommend protection method for the analog output and input ports(IZx,OEx)?

2.How to use ORDCLK in ORD data process? Could the customer ignore ORDCLK?

3.Is there any way to test the loop of the boost circuit of PGA411-Q1? If not,how could we confirm the loop is stable?

4.Is there any select guide or parameters requirement for the inductor of boost circuit?

Best Regards,

Nick Dai

  • Nick, thank you for posting these questions. Here are my initial responses:

    1. These pins might need to be protected from ESD events depending on the system requirements. If so, TVS diodes can be used. You can see an example in the industrial EMC compliant PGA411 TI design.

    www.ti.com/.../TIDA-00363

    2. You can ignore ORDCLK and use the INHB pin to sample the ORD pins instead. To do this, hold INHB high and sample the ORDx pins, then hold INHB low to allow new data on the ORDx pins.

    3 and 4. We've tested the boost supply across the operating range with the recommended inductor + capacitor listed in the datasheet and on the EVM. I don't have additional guidelines beyond this, but make sure to pick an inductor that can handle the peak drive current needed in your system.