This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS8568: Updating Configuration Register with serial interface in software mode

Part Number: ADS8568
I have some question about ADS8568.

I want to update (write) ADS8568 Configuration Register with serial interface in software mode.
I understand that the signals necessary for updating the Configuration Register are FS #, SCLK, SDI, are there any mistakes?
If there is no mistake, could you tell me the timing request between FS # and SDI or SCLK?
I could not find these information from the 7.9 Serial Interface Timing Requirements in the datasheet.
Is the FS # signal necessary to update the Configuration Register?

Kind regards,

Taka



  • Hello,

    You are correct about the signal lines needed to update the register content in software mode using serial interface.

    I would suggest looking at Figure1 of the datasheet, writting data will be the same time configuration requirements as reading data out. Figure 40 also would be helpful to familiar youself with.  I would suggest keeping the timing for SCLK the same as you intend to use for convertions. 

    What sampling rate are you using the device?

    Regards, Cynthia

  • Hello,

    thank you for reply.
    The sampling rate which i use is 2KHz. The Serial clock frequency which i use is 25MHz.

    I saw the data sheet of Figure 1.
    I understood that the timing requiremetns of FS# are only tSUDI and tHDI.

    For example in the following cases there is no problem.
    Am I correct ?

    [the fall time of FS#]
    The start of D31 data output of SDI and the fall time of FS# are simultaneous
    or the fall time of FS# is faster than the start of D31 data output of SDI.
    (Timing conditions of tSUDI and tHDI are satisfied separately.)

    [the rise time of FS#]
    The end of D0 data output of SDI and the rise time of FS# are simultaneous
    or the rise time of FS# is later thean the end of D0 data output of SDI.
    (Timing conditions of tSUDI and tHDI are satisfied separately.)

    Kind regards,

    Taka