I am using CCS 5.1.1 on Windows-7
I can connect to my target (a C6678 R2.0 silicon DSP with 8 cores) using a Blackhawk emulator.
But when I load symbols, I suddenly get the error below (and it just comes back again and again when I hit Cancel or hit OK):
Blackhawk LAN560 Emulator, 20-pin JTAG Cable_0,C66xx_0:
Trouble reading memory block at 0xffffff94 on Page 0 of Length 0x6c. Error - 1202). Device core is hung. The debugger will attempt to force the device to a ready state to recover debug control. Your application's state will be corrupt. You should have limited access to memory and registers, but you may need to reset the device to debug further.(Emulation package 5.0.569.0)
It looks as if (although this is just my best guess), that when I load the symbols, the debugger tries to unwind the stack (to get stack trace), but instead of stopping at the topmost function call, it tries to dereference a null pointer.
Is this a known problem, and/or is there a workaround?
I have recently moved from CCS 5.0.3 on Windows-XP to CCS 5.1.1 on Windows-7. I did not have this problem previously in exactly the same scenario.
Sorry for the delayed response. Are you using a GEL file that properly sets up the debugger memory map? This should help prevent invalid memory access. The symbols for your application - where they generated by TI compiler?
Don't forget to verify answers to your forum questions by using the green "Verify Answer" button.
Did you read the CCS Forum Guidelines & FAQ? If not, PLEASE read it. If you haven't read it in awhile, please read it again to see if any updates were made.
Having CCSv5 problems? Check out the CCSv5 Troubleshooting Guide
Click here to track an issue. Enter your bug id in the "Find Record ID" box
Hi Ki, thanks for your reply.
The symbols were generated by the CCS 5.1.1 tool chain.
I load the code over PCIe (using a .hex file generated from the .out by the hex6x utility).
Actually, I'm not using a GEL file. My thinking was that I did not want to do anything intrusive, just observe the system, and that a GEL file would not be needed.
Are you saying that the GEL file is needed? If so, I wonder which one to use, and it would be useful to know why it's needed [I never seemed to need one with CCS 5.0.3]
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.