• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 52 subscribers
  • Views 381 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CPU cycle count problem c6416 simulator

Sundas Nayab1
Intellectual 300 points

Hi,

I am using c6416 functional simulator in CCSv5.5. I am profiling the code using functional profiler for three cases. In first, all data sections were mapped to L2SRAM(cacheable by default) and L2 cache was disabled, in second all code sections mapped to EMIFACE0(external memory) which was non-cacheable by default and L2 cache still disabled, in third all code sections mapped to EMFIACE0 which was configured as cacheable using CSL and L2 was also configured as cache of 256KB using CSL.

For all three cases, functional profiler shows same cpu cycle count, whereas I believe CPU cycle count should increase if cache is disabled and all data is to be feteched from external memory space.

  • 0
    TI__Intellectual 1420 points

    Hi Sundas,

    The CPU cycle count implies CPU only cycles excluding all memory stall related cycles. Hence the count would not change across various cache configurations that you have. Also being a functional simulator it does not accurately model memory stall cycles. Hence I would recommend you to choose C6416 Cycle Approximate simulator configuration and try out your profiling on that. PLease look at cycle.Total for inferring overall cycles (this is a sum of CPU only cycles and stall cycles). To choose this configuration, go to advanced tab in CCS Setup and choose simulator type as Cycle approximate instead of funcitonal (which is what you are setup in above experiments).

    regards,

    Sheshadri