This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TI c674 compiler cl6x -g option performance impact

May I know what is the performance impact when enable the -g option in TI c674 compiler cl6x?

does TI has any data for that?

we need enable the debug options, but not sure what is the impacts, including the size, MIPS etc

the compiler version is V7.0.4 and the format is COFF.

thanks

Jiang peng

  • The important point is that building with -g does not disable software pipelining.  Software pipelining is the key optimization technique deployed in the C6000 compiler.

    jiang peng said:
    does TI has any data for that?

    No.  I would expect CPU cycle count (which ignores cycles lost to memory latency, cache effects, etc) to increase around 10-20%.

    You can lower this cycle count increase by using the option --optimize_with_debug.

    To other readers of this thread ... A relatively old compiler is being used here.  If you are using a newer compiler, much of what you see here does not apply.  Please see this wiki article.

    Thanks and regards,

    -George