TI C/C++ Compiler

Browse by Tags

TI C/C++ Compiler

Welcome to the TI C/C++ Compiler Section of the TI E2E Support Community. Ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers. To post a question, click on the forum tab then "New Post".

Sign In to Post
Tags
You have subscribed to this tag. To view or manage your tag subscriptions, click here.   Close
You have unsubscribed from this tag. To view or manage your tag subscriptions, click here.   Close
You are currently viewing:
C6000
Related Posts

  • Forum Post: Re: List of valid -mv options for DSP targets

    George Mock
    There is no list, per se. See the C6000 compiler book http://www-s.ti.com/sc/techlit/spru187 section 2.3.4 Selecting Target CPU Version . The predefined symbols are discussed in section 2.6.1 Predefined Macro Names . Thanks and regards, -George
    on Feb 18, 2010

  • Forum Post: I meet error when i build the project of c67x

    YongchaoDeng
    _EVMC6747_init C:\\CCStudio_v3.3\\boards\\evmc6747_v1\\dsp\\tests\\dycfir\\Debug\\main.obj error: unresolved symbols remain "main.c", line 57: warning: relocation from function "main" to symbol "_EVMC6747_init" overflowed; the 31-bit relocated address 0xdfffe580 is too...
    on Feb 22, 2010

  • Forum Post: Re: opt6x.exe experienced a segmentation

    George Mock
    Your code crashed the optimizer so badly it cannot even correctly display the name of the function that is causing the problem. I'm sorry, but without a reproducible test case, there is nothing we can do. See this article http://tiexpressdsp.com/index.php/Preprocess_Complex_Source_Code_for_Bug_Submissions...
    on Mar 9, 2010

  • Forum Post: Re: opt6x.exe experienced a segmentation

    Archaeologist
    Actually, the name is a properly-mangled EABI identifier. Use "dem6x --abi-eabi" to get it to demangle correctly. It is a deeply-instantiated template function named Impl in class ax::zzFspec.
    on Mar 9, 2010

  • Forum Post: Re: Question on compiler switch: Are "-mv6400+" and "-mv64+" identical?

    George Mock
    They are the same. The option -mv6400+ is the standard documented option. The option -mv64+ is quietly accepted as the same, and that will not change. Thanks and regards, -George
    on Mar 11, 2010

  • Forum Post: designating output memory locations with a Linker command file

    E2E_display_name_Mike
    I have a question about linker files and allocating object code to specific memory locations. I found a post that had a similar question but was never fully answered: http://e2e.ti.com/support/dsp/tms320c6000_floating-point_dsps/f/115/p/12423/48593.aspx#48593 My question is how can I tell the linker...
    on Mar 16, 2010

  • Forum Post: C6x C++ compiler - overload operators new/delete in a namespace

    one and zero
    Hi Champs, we have met compiler problem when trying to overload operators new/delete in a namespace. New/delete are offered in rts64plus.lib and compiler version is v6.0.20. Overloading new/delete without namespace is OK. error: allocation operator may not be declared in a namespace error: deallocation...
    on Mar 17, 2010

  • Forum Post: Re: PWRM Linking Issue in CCSv3.3

    George Mock
    What version of the compiler are you using? A compiler upgrade may help. In CCS select Help | Update Advisor | Check for Updates. See http://tiexpressdsp.com/index.php/Compiler_Version_Numbers_and_What_They_Mean to understand what compiler version you should get. I suspect a bug in the linker. Even...
    on Mar 25, 2010

  • Forum Post: Re: Unexpected C6748 code generation behavior when optimization is enabled

    George Mock
    This generated assembly code looks correct. I think you are misinterpreting what you see as you step through it. The assembly syntax ... [ register ] instruction means the effect of the instruction is carried out only if the register is non-zero. In your case A1 does have the value 0, so when...
    on Apr 20, 2010

  • Forum Post: Re: Placing .bss contents to user section

    Archaeologist
    While objects in .bss are most efficiently accessed through DP, code is not required to use DP for every reference. "Far" addressing modes may be used even for "near" objects. If you're not getting a linker error, either all of the code which refers to the objects you have moved...
    on Jun 8, 2010

  • Forum Post: Re: Placing .bss contents to user section

    Archaeologist
    When considering near and far on C6x, you need to consider not only whether the variable's actual definition is "near" or "far", but also (at each access) whether the variable has an external declaration which is "near" or "far". (Or, instead of explicit "near"...
    on Jun 10, 2010

  • Forum Post: Re: C6713 - Init Code

    George Mock
    The linker -e= symbol option is the only way to change the entry point. To insure this is not a compiler tools issue, please run this experiment. From a command line execute commands similar to these ... C:\dir>ofd6x file.out | find "Entry" Entry Point: 0x00008a00 C:dir>nm6x...
    on Jun 14, 2010

  • Forum Post: Re: loop optimization & profile

    George Mock
    Well, this doesn't make any sense to me either. Please post both versions of your source code, preprocessed as described here http://processors.wiki.ti.com/index.php/Preprocess_Complex_Source_Code_for_Bug_Submissions , along with the exact compiler options. Also describe exactly how you are collecting...
    on Jun 29, 2010

  • Forum Post: Re: Could not open spkc6x.dll Unable to initialize target

    George Mock
    load6x is being phased out as a product. Later releases of the compiler do not include it. The main alternative is to install http://processors.wiki.ti.com/index.php/Debug_Server_Scripting , then use this loader built on top of it http://processors.wiki.ti.com/index.php/Loadti . Thanks and regards...
    on Jun 30, 2010

  • Forum Post: Re: Registers used by the compiler

    George Mock
    Helge Rasmussen - Is there a way to tell the c compiler to generate a function saving all necessary registers but NOT generate the B IRP instruction. It should generate the normal B B3 instead. No. Helge Rasmussen - Is there a way to tell the c-compiler to limit its own use to a certain register...
    on Jul 7, 2010

  • Forum Post: Re: Is memory barrier required here? Code is causing trap sometimes!

    George Mock
    This assembly code is not enough to decide whether there is a problem or not. Please build again with -s so that the compiler will insert comments in the assembly output. Such comments make it much easier to interpret the generated assembly. Please post that assembly so we can take another look. Thanks...
    on Jul 20, 2010

  • Forum Post: Re: Problem with parallel exectution of linear assembly code

    George Mock
    The linear assembler silently ignores the "||" in the input. Just remove them. It schedules the instructions using its own algorithm. There isn't enough information here to comment on why those particular instructions are not scheduled in parallel. Since they are all independent, it cannot...
    on Jul 22, 2010

  • Forum Post: Re: Accesss struct data memory

    George Mock
    This statement ... jun wang PixelCol=g_Dsc_array[i*600+j]->PixelCol_l; has 2 memory reads in it. Are both locations in external memory? Could those memory reads take around 100 cycles each? Thanks and regards, -George
    on Aug 4, 2010

  • Forum Post: Re: Accesss struct data memory

    George Mock
    jun wang 1. struct DSC_PARAM g_DscParam[288000] has spent 2.1MBytes RAM，but I only allocate 1MBytes in L2, When compile the application there only have one warning: warning: creating output section $build.attributes without SECTIONS, This warning has something to do with the above allcation? ...
    on Aug 5, 2010

  • Forum Post: Re: C6748 - multithreaded C++ exceptions?

    George Mock
    Aleksey multithreading and C++ exceptions are not compartible on TI compilers. Is it still true? Yes. Aleksey Is there any way to use C++ exceptions in multithreaded programms for C6748? No. Thanks and regards, -George
    on Aug 9, 2010

  • Forum Post: Re: CGT bug with SPLOOPW on C674x?

    George Mock
    Thank you for submitting a test case. I filed record id SDSCM00037551 in our SDOWP system. Your test case is included in that record as an attachment. Feel free to track it at the SDOWP link in my sig below. Thanks and regards, -George
    on Aug 9, 2010

  • Forum Post: Re: linking exception lib

    George Mock
    I can't tell what the problem is based on what is here. But it is apparent you are trying to combine C++ exceptions with BIOS tasks. That combination does not work. See http://e2e.ti.com/support/development_tools/compiler/f/343/t/59236.aspx . Thanks and regards, -George
    on Aug 9, 2010

  • Forum Post: Re: How to tell the optimizer to stop thrashing the stack

    George Mock
    There is not enough information here to know why the compiler is using the stack. I can think of three scenarios. One, you are using the .cproc directive and the compiler is using some registers which the register convention requires be preserved. These registers are described as "preserved by...
    on Aug 11, 2010

  • Forum Post: Using the IQMath libray in linear assembly

    Tobias53434
    Hi, Is it possible to call a IQMath library function out of a linear assembly code? For example with the .call command?? .global callback_part _callback_part: .cproc A_xp, B_xp, P_xp, Q_xp .no_mdep .reg A_tmp, B_tmp MV A_xp, A_tmp MV B_xp, B_tmp .call A_tmp0 = _IQatan(B_tmp0) <---------??? ...
    on Aug 11, 2010

  • Forum Post: Re: CCS UPDATE CAUSED INCREASED CROSS PATH STALLS

    George Mock
    I presume that by changing from SR4 to SR11, this means you upgraded your simulator as well. I say this because the simulator could be the cause of the problem. It is possible the older simulator was undercounting the cross path stalls, and the new simulator is giving you a more accurate answer. Or...
    on Aug 13, 2010
1234

All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms of Use of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms of Use of this site. TI, its suppliers and providers of content reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

TI Worldwide | Contact Us | my.TI Login | Site Map | Corporate Citizenship | mobile m.ti.com (Mobile Version)

TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs and
embedded processors, along with software, tools and the industry’s largest sales/support staff.

© Copyright 1995-2013 Texas Instruments Incorporated. All rights reserved.
Trademarks | Privacy Policy | Terms of Use