I moved your thread here to the C5000 forum to hopefully get you in touch with some more C5000 specific experts. As to the question at hand I believe the better part of your answer can be found in section 4.3.6 of the datasheet. It looks like there is a prioritization scheme available with the ILR register, and that it should submit subsequent interrupts in priority order as each ISR completes and writes a 1 to the NEW_IRQ_AGR bit. I imagine you could lose interrupt events if the same event happened so quickly that the first event was not given time to be serviced and cleared, though seperate events appear to be handled properly with priority even if two were to happen simultaneously. Hopefully someone more familiar with this device can clarify, as I do not do much work with these parts.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.