• Locked Locked
  • Replies 1 reply
  • Subscribers 101 subscribers
  • Views 325 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Need info in interrupts

chaitanya kumar B
Prodigy 70 points
Hi I am using TMS320VC5470 Processor. I need small information. What will happen if two or more interrupts arrives during service of another interrupt. How the ARM7 will handle this situation. After finishing the service of first interrupt how it will service the rest? Is there any priority in serving them? Need information in detail.
  • TI__Mastermind 41665 points

    I moved your thread here to the C5000 forum to hopefully get you in touch with some more C5000 specific experts. As to the question at hand I believe the better part of your answer can be found in section 4.3.6 of the datasheet. It looks like there is a prioritization scheme available with the ILR register, and that it should submit subsequent interrupts in priority order as each ISR completes and writes a 1 to the NEW_IRQ_AGR bit. I imagine you could lose interrupt events if the same event happened so quickly that the first event was not given time to be serviced and cleared, though seperate events appear to be handled properly with priority even if two were to happen simultaneously. Hopefully someone more familiar with this device can clarify, as I do not do much work with these parts.