This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

C5517/VC5501: Use the McBSP interface to TDM interface.

Guru 24520 points

Hi community member,

Please let me confirm the following question.

[Question]

Can C5517/VC5501 generate or input the 8,192MHz frequency to/from TDM interface?

Please see the following device. This device can generated or input the 8,182MHz clock.

 https://www.silabs.com/Support%20Documents/TechnicalDocs/Si3050-11-18-19.pdf

We would like to know whether C5517 can communicate with Highway PCM interface of Si3050 via McBSP with 8.192MHz.

If you have any questions, please let me know.

Best regards.

Kaka

  • Hello Kaka-San,

    According to C5517 Datasheet below are the minimum cycle time requirement for CLKR/X

        18ns with CVDD = 1.05V  

       9ns with CVDD = 1.3V.

     So the frequency mentioned by you will meet the minimum cycle criteria for CVDD @1.3V

     Below are the few of the details to achieve this:

     The sample rate generator input clock signal can be driven from one of four sources selectable with the SCLKME bit in the pin control register (PCR) and the CLKSM bit in the sample rate generator register

    (SRGR) For details Please Refer to the Table 8.2 section 8.2.5.3.1 in the C5517 TRM.

     Following is the equation for Sample generator Clock (CLKG) calculation.

     fG = fIN/(CLKGDV + 1); therefore, SG = (CLKGDV + 1) × SIN.

     Where CLKGDV is divide ratio value: CLKGDV bit in the sample rate generator register (SRGR) will have the divide ratio value.

    The CLKGDV value chosen must result in a clock that meets the timing requirements/limitations specified in the device-specific data manual.

     If CLKGDV = 0 then

    SG = (CLKGDV + 1) × SIN = (0 + 1) × SIN = SIN

     Pulse width high = SIN × (CLKGDV + 1)/2 = SIN × (0+ 1)/2 = 0.5 × SIN

      Pulse width low = SIN × (CLKGDV + 1)/2 = SIN × (0+ 1)/2 = 0.5 × SIN

     SIN = sample generator input clock period

    fIN = sample generator input clock frequency

    SG = CLKG period

    fG = CLKG frequency

     Also when McBSP uses a time-division multiplexed (TDM) data stream while communicating with other McBSPs or serial devices, the McBSP may need to receive and/or transmit on only a few channels.

     Hope the above details helps .

     I haven’t gone through the datasheet that you had shared with respect to Si3050 But if you have any specific questions on this you could let us know.

     Regards

     Vasanth