• State TI Thinks Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 102 subscribers
  • Views 722 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

sending to the Utopia transmit buffer from multicores

khaled saab
Genius 3155 points

Hi,

I'm using a C6472 DSP chip.

I need to send ATM cells from 2 different cores to the Utopia  Slave Transmit queue UXQ.

How can I synchronize the two cores so that they can share the access to that queue? Can I use the Transmit queue interrupt pending bit XQIP?

Thanks.

  • 0
    TI__Guru* 81335 points

    Hi Khaled,

    I am not an expert and worked in C6472. 

    My suggestion would be to use Inter DSP interrupt i.e. IPCGRx (IPC Generation Regs) to synchronize the cores.

    Thanks.

  • 0 in reply to Raja
    Genius 3155 points

    Thanks for your reply.

    If nothing works, I will use the solution that you are proposing i.e. use the IPCG registers to sync the cores. In fact I'm currently using those registers to move packets between the cores.

    I wanted to have a different solution that do not involve moving the ATM cells from one core to another.

    I want 2 cores to send ATM cells directly to the Utopia interface. The problem is to know that one core is sending or is about to send to the Utopia interface to force the second core to wait.

    Is that possible?

    Khaled.

  • 0 in reply to khaled saab
    TI__Guru* 81335 points

    Hi Khaled,

    I am not an expert in Utopia interface. Also I am not finding any other solution for your case.

    Thank you for your patience.

  • 0 in reply to Raja
    Genius 3155 points

    Hi,

    I still need a solution.

    Do you know if I can control the transmit path from a core and the receive path from another core.

    In other words:

          one core manages the transmit event, the interrupt, the DMA and the data bus for the tansmit path

          another core manages the receive event, the interrupt, the DMA and data bus for the receive path

    thansk.

    Khaled.