This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

under PDK_C64x_1_00_00_06 file about csl/c6472/ddr2 test

Hi, 

  I build the project of ddr2_normal_read_write_example. When I download the out into DSP_C6472, the write date is not the same as expected. Please help?