• Join
  • Sign In with my.TI Login
Texas Instruments
  • Products
  • Applications
  • Tools & Software
  • Support & Community
  • Sample & Buy
  • About TI
Sample & Purchase Cart Sample & Purchase Cart
  • Search
  • Advanced
TI E2E™ Community
  • Support Forums
  • Blogs
  • Groups
  • Videos
  • 简体中文
  • More ...
TI Home » TI E2E Community » Support Forums » Digital Signal Processors (DSP) » C6000 Multicore DSP » Keystone Multicore Forum (C66, 66A, AM5) » DDR3 Layout with Shannon
Share
C6000 Multicore DSP
  • Forums
  • Announcements
Options
  • Subscribe via RSS
Training Available
TI provides self-paced online training that introduces the primary components of the KeyStone II family of SoC devices.

  • KeyStone II SoC Overview >
  • KeyStone II Software Overview >
  • KeyStone II ARM Cortex-A15 Corepac Overview >
  • More Information >
  • Check out
    Multicore Mix blog
    • $core_v2_blog.Current.Name

      Geeks UNITE for Geek Pride Day

      Posted 1 day ago
      by Lauren Reed1
      Happy Geek Pride Day from the Processors team! We wanted to celebrate...
    • $core_v2_blog.Current.Name

      OpenMP - All aboard!

      Posted 3 days ago
      by Debbie Greenstreet
      With so many end products today relying on multicore DSPs for...
    • $core_v2_blog.Current.Name

      A look back: Two years of Multicore Mix

      Posted 4 days ago
      by Lauren Reed1
      A big thank you to everyone who participated in our contest last...

    Forums

    DDR3 Layout with Shannon

    This question is not answered
    NK49690
    Posted by NK49690
    on Apr 04 2012 03:23 AM
    Prodigy200 points

    Hi,

    Is it possible to place Shannon DSP on CS (Component side) but all its DDR3 memories (4 chips of x16) on PS (Print side)?

    Thank you!

    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
    All Replies
    • Bill Taboada
      Posted by Bill Taboada
      on Apr 05 2012 16:06 PM
      Expert8220 points

      We have had customers succesfully place SDRAM components on both the component side and the solder side of boards.  The biggest problem with placing the memories on the solder side concerns the added stub associated with the second via for the data lines.  Generally if both the memories and the C6678 are on the component side, the data lines will escape from the C6678 on the top layer and drop with a via to a layer close to the bottom.  The trace would travel on that layer, always adjacent to a solid ground plane, until it came to the point where the second via would bring the signal back to the top layer for a short route to the ball of the memory component.  Since there are only two vias and since the trace is routed on a layer close to the bottom, the via stub from that layer to the bottom of the board is fairly small for both vias.  In your case the memories are on the bottom layer.  In that scenario most of the length of the second via would be stub since the signal would be traveling from the inner layer to the bottom of the board instead of the top.  This stub may cause reflections that could interfere with the operation of you DDR3 interface.  There isn't an easy answer to this question.  If you're going to place your memories on the bottom you should simulate your data bus to see if the stubs on the data lines will cause any problems.

      If you need more help, please reply back. If your question is answered, please click  Verify Answer 

      Report Abuse
      • Reply
      You have posted to a forum that requires a moderator to approve posts before they are publicly available.
    • NK49690
      Posted by NK49690
      on Apr 08 2012 03:47 AM
      Prodigy200 points

      Hi Bill,

      Thank you for your reply!

      So I understand that the only way to go is by simulating.

      1. If simulating shows a problem with this stub caused by via, what could be done? one solution (I think) would be to use blind vias (via from Print-side to the inner routing layer only). This solution could add more cost to PCB. Are there any alternative solutions?

      2. If I understand correctly, same problem of stubs would occur with all DDR3 signals (and not only with data lines), correct?

      Thank you!

      Report Abuse
      • Reply
      You have posted to a forum that requires a moderator to approve posts before they are publicly available.
    • Bill Taboada
      Posted by Bill Taboada
      on Apr 09 2012 07:38 AM
      Expert8220 points

      Blind vias would be an effective method of eliminating the stubs in you situation but it would add cost to the board.  There are a couple of things you could try to reduce the effects of the stubs.  One would be back drilling the stub portion of the via to eliminate the stub.  A second method would be to route the data lines closer to the center of the board.  This would add a stub length at each of the vias but shorten the stubs.  This should change the frequency effected by the stub. 

      Stubs on the address and command lines are less of a problem.  The flyby nature of the routing for these signals already adds the expectation that there will be stubs on the lines.  In addition the address and command are toggling at half of the frequency of the data lines so the timing isn't as tight. 

      If you need more help, please reply back. If your question is answered, please click  Verify Answer 

      Report Abuse
      • Reply
      You have posted to a forum that requires a moderator to approve posts before they are publicly available.
    • NK49690
      Posted by NK49690
      on Apr 10 2012 10:27 AM
      Prodigy200 points

      Thank you Bill!

      Report Abuse
      • Reply
      You have posted to a forum that requires a moderator to approve posts before they are publicly available.
    TI E2E™ Community
    • Support Forums
    • Blogs
    • Videos
    • Groups
    • Site Support & Feedback
    • Settings
    TI E2E™ Community Groups
    • TI University Program
    • Make the Switch
    • Microcontroller Projects
    • Motor Drive & Control
    Other Communities
    • Deyisupport
    • Designsomething.org
    • beagleboard.org
    • TI on Element 14
    • TI on TechXchangeSM
    Other Technical & Support Resources
    • WEBENCH® Design Center
    • Product Information Centers
    • Technical Documents
    • TI Design Network
    • TI Technical Articles
    • TI Training

    All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.

    Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms of Use of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms of Use of this site. TI, its suppliers and providers of content reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

    Follow Us Texas Instruments on Facebook Texas Instruments on Twitter Texas Instruments on LinkedIn Texas Instruments on Google+
    TI Worldwide | Contact Us | my.TI Login | Site Map | Corporate Citizenship | mobile m.ti.com (Mobile Version)

    TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs and
    embedded processors, along with software, tools and the industry’s largest sales/support staff.

    © Copyright 1995-2013 Texas Instruments Incorporated. All rights reserved.
    Trademarks | Privacy Policy | Terms of Use