This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
The Bootloader user guide (spruggy5a) states:
HyperLink boot code initializes the chip-level interrupt controller to interrupt the DSPafter the boot. After setting up the interrupt configuration, the boot ROM executes anidle instruction. The remote device loads the memory directly and generates theHyperLink interrupt. When the boot code is awoken, the interrupt maps are restoredto their default values and the DSP branches to the address in DSP BOOT MAGICaddress. As with PCI, if the value in DSP BOOT MAGIC address is still 0 after wakeup,the ROM again executes an idle.HyperLink mapping can be configured by the master, but the bootloader sets up theinitial mappings.
But no information is given about what the actual HyperLink mapping setup is. Where can I find this info?
Anyone know where this information might be located?
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Joel Keller:
We will add it in the next document version. The table is below.
Boot ROM Initialized HyperLink Segment Mapping
0 - N
Size of L2
Global address of Core0 L2 to CoreN L2
N + 1
N + 2
N + 3
Size of MSMC memory
N + 4
N + 5
N + 6
N + 7
N + 8
(N + 9) – 63
0x80000000 (4Mb steps)
N - Total number of cores. Check the data manual for the varying sizes.
If you need more help, please reply back. If this answers the question,
please click Verify Answer , below.
In reply to ArunMani:
Excellent. Thanks Arun!
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.