Part Number: TMS320C6678
We are using a TMS320C6678 DSP connected by SRIO (Port 2 only) to a Kintex Ultrascale FGPA. The link is configured as 1x @5.0Gb/s.
SRIO reference clock to DSP and SRIO reference clock to FPGA are coming from the same clock source.
We want to test (and tune) our SRIO Link with PRBS7 patterns transmitted between the FPGA and DSP. Our FPGA is able to transmit PRBS7 through its Tx port and verify PRBS7 data on its Rx Port. (IBERT design type).
On the other side, our concern is how to activate the DSP ‘PRBS7 features that seem to exist both at DSP’ Rx side and DSP’ Tx side
For example we have initialized @(0x02620374) = 0x04440485, and @(0x02620378) = 0x001E8015 in order to define the testpattern as ‘PRBS7’
In that configuration the FPGA recognizes the pattern without any error.
But on the DSP side , it is not clear which register/bit to look at.
We observed the SRIO_SERDES_STS register (0x02620154).bit15 but it is not stable : OK for 1 second, then NOK for 1 second, and so on…
At the contrary if we switch the FPGA TX pattern to another PRBS type, then SRIO_SERDES_STS.bit15 remains stable NOK.
Hence the questions:
- Are the above register initialization enough for our test ?
- Then, how to correctly configure the DSP RX side to check/verify PRBS patterns ? What are the register involved here ?
- Which REGISTER.bit gives the OK/NOK result ?
Nota : We also tried to configure the DSP in loopback mode using @(0x0291 B180).bit23 = 1, but as explained in the Errata Advisory 17, the link is not stable and some data are corrupted
Thank you for your help,
Please make sure you read the forum guidelines first.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Yordan Kovachev:
Hi Yordan,As indicated in my request, the following register are configured as : SRIO_SERDES_CFGRX2 (address 0x02620374) = 04440485 : <Bit 27-25> : 0b 010SRIO_SERDES_CFGTX2_CNTL (address 0x02620378) = 0x001E8015 : <Bit 25-23> : 0b 000 We've also tried to set the SRIO_SERDES_CFGTX2_CNTL = 0x011E8015 (<Bit 25-23> : 0b 000) but it does not affect the Rx Driver.
In reply to user5200299:
Hi Yohann, Let me check further. I will update as soon as I have some feedback. Best Regards, Yordan
This documentation have a lot of information, but all the tests available in the SDK seems to be only present on the components based on Keystone II SDK. I didn't manage to find these tests in the 6678 SDK (Keystone I). Therefore the question remains intact, how can I check that the DSP receives a PRBS7 frame well ?
This documentation have a lot of information, but all the tests available in the SDK seems to be only present on the components based on Keystone II SDK. I didn't manage to find these tests in the 6678 SDK (Keystone I).
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.