Ti report the sustained throught is 120MB/s. What's the "sustained" mean ?
Which one is right ?
1. uPP could work at 75MHz, but cannot receive data all the time. uPP need enable and disable data receive alternately.
2. uPP could receive data continuously at 60MHz.
1. The uPP work in receive-mode. when will uPP send out wait signal ?
Can you provide me with a document # or URL which has this statement? I'd like to see if there's some context to go along with this comment.
That said, it will operate continuously at 75MHz on the Keystone devices.
Please click the Verify Answer button on this post if it answers your question.
The reference is http://focus.ti.com.cn/download/trng/multimedia/dsp/OLT109058/upp_intro/upp_intro_small.html
page 2: uPP at a Glance "Up to 120MB/s (sustained throughput) per channel"
Though the presentation is for a different family of devices, the general principles would hold true. If you go further into the presentation it does meantion the Max Theoretical at being 150MB/s while the measured performance being 120MB/s. It would still be operating at 75MHz clocking rate to achieve the 120MB/s actual sustained throughput.
The next revision of our Throughput Performance Guide should also include uPP measured performance data.
Thanks for your reply.
Could you please explain how to archive 120MB/s at 75MHz clocking rate ?
Need the FPGA send data in frames intermittently like below?
____|————|____| ———— |____|————|____
If so, what should the duty ratio be set?
I'm not sure exactly what you're asking for. The theoretical throughput is 150MB/s, the actual achievable sustained throughput do to overhead is 120MB/s.
I don't know what's the overhead and timing of uPP.
In my opinion, if the uPP works at 75MHz and the CH_ENABLE keeps valid, EDMA3 fetch data on fifo threshold quickly enough. So where does the overhead come from ?
If there is overhead, does that mean the CH_ENABLE cannot be valid all the time ? then what should it be ?
No, the CH_ENABLE could not be held active all the time. This should be evident by the timing diagram. You will not be able to maintain a constant data transmission on every single cycle, there is overhead between blocks of data being transmitted or received.
In TI's document view, uPP is very similar with Video Port.
The video port's bandwith could be calculated by clcok rate x date width without overhead.
If uPP has overhead, how should the timing diagram be ? How long the blocks be and how long should the overhead be in timing diagram ? How long should the CH_ENABLE be held inactive ?
Please see the timing diagrams for related timing information.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.