This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Rise time and fall time of C6654

Hi
 
Would you help me check C6654 Coreclk rise and fall time spec?
Is mean -100mV to 100mV rise time or fall time between 50~350ps?
Jeff
  • Hello Jeff,

    As documented in device datasheet, the PLL clock rise/fall time is in between 50ps to 350ps (10% to 90%) for 250mV peak to peak signal.

    The 10% to 90% range for 250mV peak to peak is -100mV to +100mV and 50ps to 350ps rise/fall time applies for -100mV to +100mV.

    Regards,

    Senthil

  • Hi Jeff,

    Remember that this graph represents peak-to-peak differential voltage, similar to a scope capture from a differential probe. That's why the waveform is centered around 0V. The LJCB clock input can operate with input signals that have a differential peak-to-peak of greater than 250mV. The rise time specified is associated 10% to 90% within that minimum voltage window, even if the differential peak-to-peak voltage is greater. 

    Regards, Bill

  • Hi

    Do you mean measure peak-to-peak differential voltage 10% to 90%? or 250mV 10% to 90%?

  • Hi Jeff,

    When you measure the clock input differentially it will be centered around 0V. A valid clock input must be at least 250mV peak-to-peak which would appear as a waveform from -125mV to +125mV. The levels can be higher than 250mV but portion of the waveform of interest for rise time is that -125mV to +125mV section. We specify the rising and falling edge for 10% to 90% of that portion. 

    Regards, Bill