This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

EMIF16 NOR Flash Booting - Incorrect Boot Table on reset

I can't seem to get my C6671 to boot directly out of NOR flash that is connected directly to the EMIF bus. Below is a screen shot of the DEVSTAT register. I believe it shows the boot device as "EMIF16/No Boot" with the sub-mode of "EMIF16 boot". The hardware never seems to try to read 0x70000000. When I read the boot parameter table it always has 0x64 which is 100 or "Sleep Boot Mode". I was expecting it to be 70 which is "EMIF16 Boot Mode". What am I missing?

  • Maybe I should clarify my post.

    The Boot Parameter Table is the table documented in section 2.5.3 of the device data sheet, SPRS756D. It's the ROM Bootloader, RBL, parameter table. This table is generated by the hardware after a reset based on the values of the Boot Mode Pins. The hardware generated table can be read from L2 SRAM memory at 0x00873680. This is shown above.

    It appears that the hardware is generating an incorrect boot parameter table for EMIF16 boot option. The first two bytes should be the length of the table  in bytes, as shown in Table 2-15 Boot Parameter Table Common Parameters. The memory capture shows the length as zero the documentation implies it should be 18. Can someone from TI confirm this?

  • Hi Gary,

    Yes the first 2 bits in the EMIF16 boot parameter table represent the length which should show up as 0x18 as there are 24 bytes in that boot parameter table. In the DEVSTAT configuration, DEVSTAT[6:5] indicate the sub mode and should be set to 0x01. Can you please set your boot switches so that the DEVSTAT is 0x1921 and let us know if you see the same issue with the boot parameter table and the PC doesn`t go to 0x70000000.

    .Regards,

    Rahul

  • I must be misunderstanding the documentation. I think the DEVSTAT[10:9]  determines the sub-mode. See below. Is this correct?

  • Rahul,

    You are correct. The post above is from Rev D, SPRS756D. The below image is from Rev E.

    Thanks for the help.