• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 102 subscribers
  • Views 622 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Boot Table format for Multicore

chandan singh
Prodigy 130 points

Hi All,

As per the section 3.2.2 "Boot Table" of guide sprugy5(DSP bootloader guide),the boot table format should be 
like below  

(1) 32-bit header record indicating where the bootloader should branch after it has   completed copying the data.
(2)     For each initialized section:
        – 32-bit section byte count
        – 32-bit section address (destination address for the copy)
        – The data to be copied                          

(3) A 32-bit termination record (0x00000000)

I understand that it is Boot Table format for single application image.

But if we want to load different images on different cores of DSP in case of TCI6638K2K,
then what should be the format of Boot Table and how RBL will know that which portion of 
Boot Table should be loaded to which core.

Thanks & Regards,
Chandan 

  • 0
    TI__Guru* 81335 points
    Hi Chandan,
    From the RBL point of view, CorePac0 is considered to be the primary boot CorePac and the other CorePacs in the device are considered to
    be secondary.
    The user should always provide the logic to populate the boot magic address of the secondary CorePacs and also wake up the secondary CorePacs by triggering an IPC interrupt for each of the secondary CorePacs. These portions will be executed only by CorePac0.

    The MAD utilites shall be used to deploy multiple applications on multiple cores. Please refer below wiki for more information.
    processors.wiki.ti.com/.../MAD_Utils_User_Guide
    Thank you
  • 0 in reply to Raja
    Prodigy 130 points
    Hi Rajasekaran ,

    Thanks for the info.

    Is it possible to deploy multiple applications on multiple cores without MAD utilities?

    Consider the use case of DSP boot through PCIe on TCI6638k2k. I am referring the PCIE Boot Example Read me guide available in mcsdk_2_01_02_06.

    The example explains about how to generate array of image data of an application for single core.
    The steps listed are :
    (1) Uses Code Gen utility hex6x.exe utility to convert the ELF format .out file to a
    ASCII hex format boot table file.
    (2) Uses Bttbl2Hfile.exe to convert the boot table file to a header text file.
    (3) Uses hfile2array.exe to convert the header text file to a header file with array of
    the image data.

    Now if in case of different applications for multiple cores,we merge/append the "header file with array of image data" of all
    the cores into a single header file,is this format ok to deploy on multiple cores?


    Thanks & Best Regards,
    Chandan
  • 0 in reply to chandan singh
    Prodigy 80 points
    Hi,
    does the "header file with array of image data" solution work ok? The array of image data is copying by CORE0 to the destination - L2 for instance, is it right?

    Best Regards
    Pawel