• State TI Thinks Resolved
  • Locked Locked
  • Replies 5 replies
  • Answers 1 answer
  • Subscribers 102 subscribers
  • Views 502 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AIF LOS and RAI Bits

Mkrdnz
Intellectual 320 points

Hi,

AIF module does not send LOS and RAI bits when LOS occurs on RM side. RRU reads these two bits as ZERO.

Is there any enable bits to send those values to the RRU?

Thanks,

Mustafa 

  • 0
    TI__Guru* 81335 points
    Hi Mustafa,
    Please provide DSP part number referred/used. Thank you for your patience.
  • 0 in reply to Raja
    Intellectual 320 points
    Hi, It is TCI6638K2K.

    thanks,
    mustafa
  • 0 in reply to Mkrdnz
    TI__Mastermind 21025 points

    Yes, LOS and RAI information is passed from RM to TM, but to pass it back out you must enable it in TM.  Please see the registers described in sections 7.5.3 and 8.4. You also may want to take a look at RM Configuration register 2 (see table 8-22).

  • 0 in reply to db_woodall
    Intellectual 320 points

    Hi,

    Thanks for your answer, I have another question.

    What should we set the following three register?

    1. num_los_det

    2. sync_t

    3. frame_sync_t

    Their current values are 10, 21,21, and with these values, RM SYNC State is ST0. when I set `num_los_det` to 65000. RM SYNC State transits to ST1. After ST! RM does not transit to ST2 because we cannot receive consecutive valid bytes even when I set sync_t to 1. 

    What could be the reasons of not getting consecutive valid bytes on RM side?

    Thanks,

    Mustafa 

  • 0 in reply to Mkrdnz
    TI__Mastermind 21025 points
    num_los_det is a status field. Perhaps you meant los_det_thold (RM Config Reg 2). sync_t and frame_sync_t are fields in RM Config Reg 3. In the CPRI LTE20 example, the values of all 5 RM configuration registers is:

    AIF2 RM: Link 3 0x01f51800
    0x00008016 0x000000ff 0x0000000a 0x00010001 0x00000001

    So los_det_thold = 0xa, frame_sync_t = 1, sync_t = 1.

    Other related Phy module register values in this example:

    AIF2 SD PLL: 0x01f0b000
    0x00000003 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000

    AIF2 SD: Link 3 0x01f09800
    0x00000003 0x00000020 0x00000000 0x00000004 0x00000003

    AIF2 TM: Link 3 0x01f4d800
    0x00000081 0x00000000 0x00000001 0x00000000 0x00000003 0x00000003 0x00000003 0x00000003
    0x00000003 0x00000003 0x00000038 0x00000014 0x00000001 0x00000040 0x00000000 0x00000000

    AIF2 CI: Link 3 0x01f59800
    0x00000011

    AIF2 CO: Link 3 0x01f5d800
    0x00000011

    AIF2 RT: Link 3 0x01f55800
    0x00000571 0x00000000 0x00000000 0x00000000