RAM allocation on Keystone2

ZIYANG YE

Intellectual 360 points

Hi,

I use men_reserve to allocate memory for ARM and DSP cores,

Is there a way to make sure that theses cores won't cross the border during writing/reading?

Any help in this regard is appreciated.

Regards

Kevin.

over 8 years ago

0 Titusrathinaraj Stalin over 8 years ago

TI__Guru** 116100 points

Please refer to the following TI wiki and E2E post.
processors.wiki.ti.com/.../MCSDK_UG_Chapter_Exploring
e2e.ti.com/.../1559105

0 Shankari G over 8 years ago

TI__Mastermind 43955 points

Hi Ziyang,

The u-boot creates the memory node in the DTB file which fixes the memory size to be used for ARM.

When you use the mem_reserve ( mem_reserve=512M ) and assume the available memory is 2 GB, then for DSP, 512 MB is reserved and for ARM, 1.5 GB is used. That's why, depending on the mem_reserve value, uboot modifies the memory node of the DTB file for kernel usage.

Hence, from the ARM side, we can ensure that the memory size allocation in the DTB file.

From the DSP side, in the linker command file, make sure the address ranges ( origin and length ) are appropriate and not conflicting the address space mentioned in the DTB.

Hope this clarifies.

-------

0 ZIYANG YE over 8 years ago in reply to Shankari G

Intellectual 360 points

Hi Shankari,

Yes,It's simple to use <mem_reserve > to allocate the memory,and it works.

I'm asking about if there is a mechanism to ensure the safety?

I am a little worry about the code on DSP may modify the memory space of ARM(Linux) by mistake,
and breaks down the system.
Similar as the opposite way.

could you clarifies this?Thanks for you time!

Regards,
Ziyang

0 Shankari G over 8 years ago in reply to ZIYANG YE

TI__Mastermind 43955 points

Hi,

From the ARM side, we can ensure that the memory size allocation in the DTB file.

From the DSP side, either in the cfg file or in the linker command file, make sure the address ranges ( origin and length ) are appropriate and not conflicting the address space mentioned in the DTB.

-----

0 ZIYANG YE over 8 years ago in reply to Shankari G

Intellectual 360 points

Hi Shankari,

I see,thanks for answering!

Regards,
Ziyang

Processors

Processors forum

RAM allocation on Keystone2