This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SRIO LSU transaction completion

Hi,

I am using C6608 platform. While using SRIO, i need to know if there is any API which will tell me if an LSU is completely free( i.e, all the transactions dispatched to all the shadow registers of the LSU should have been completed). Is it possible to read any LSU based register which can tell this information ?

Thanks,

Vaishnavi

  • Hi,

    Yes, you can read the LSU_REG6 to check shadow registers availability.

    Before a CPU can try to write to a shadow register it has to check for availability of shadow registers. The CPU has to do a read of LSU_REG6 to check the status of Full bit. If the bit is a ‘1’, that implies that there are no more shadow registers available. If the bit is a ‘0’, it implies that there is at least one shadow register available.

    The Full bit is set only when a write to LSU_REG5 is completed for the last free shadow register. Thus Full and Busy bits cannot be set at the same time.

    Thanks,
  • Hi Ganapathi,

    Thanks for your reply. I understand that LSU_REG6 can be read to see if any shadow register is free or available. But currently, what we require is to see if any register can tell us if ALL the shadow registers associated with that LSU is available.

    When we read LSU_REG6 and if that bit is 0, it means that one or more shadow register is available for writing. That way, that bit will be 0 till all the shadow registers get used up. Similarly, can any REG tell me if ALL the shadow registers are free ? Is that possible ?

    Thanks & Regards,

    Vaishnavi