Hi ,
I'm planning tho move all the NDk related buffers from l2 sram to ddr3 and configure l2 as fully cachable. I the ndk cache safe. Or there will be some issue with cache coherency. Whether I have to edit the source and compile ndk again to make the code work. If it is required , suggest the required changes. I'm using 6678 processor