• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 102 subscribers
  • Views 411 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Loader for C6657 with sections in DDR and other in L2

Audrey FRISCH
Prodigy 250 points

Hi all,

I would like to load from a loader an appli with some sections mapped in DDR and in L2.

How should I write the linker of the appli in order to generate a binary which would have the information that some sections are mapped in DDR and other in L2 ?

Do I have to add some code in the startup code of the appli (for example) to indicate that hat some sections are mapped in DDR and other in L2 ?

Thanks in advance !

  • 0
    TI__Guru 65405 points
    Hi Audrey,

    I've forwarded this to the experts. Their feedback should be posted here.

    BR
    Tsvetolin Shulev
  • 0
    TI__Genius 12320 points
    Hi Audrey,

    Here is a link to a quick example done on the Kepler/Hawking platform: txn.box.com/.../xz2gcwst47sz9sguep1485h8b63sip15
    This builds a bootable SPI image with a code section in DDR, but the same methods can be used to map a section into L2.

    If you navigate to testsmall/ look at these files:

    hawking_gem.cmd: Linker command file
    1. DDR_CFG defines the address where the DDR config table must reside. When the boot ROM reads this it will be used to configure DDR so it can be accessed. This table works for the EVM, so depending on your DDR it may change.
    2. DDR_CODE defines the address of DDR so code sections can be mapped there.

    testsmall.c: application code
    1. Create your code sections here using "#pragma CODE_SECTION (ddrFinish, ".ddr_code")", etc.

    Regards,
    Mike