• State TI Thinks Resolved
  • Locked Locked
  • Replies 6 replies
  • Answers 1 answer
  • Subscribers 100 subscribers
  • Views 564 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320C6678: What are CBA status codes?

j-breeze
Mastermind 7560 points
Part Number: TMS320C6678

Hi Champs,

There are some descriptions about the CBA status codes in KeyStone TSIP U/G (SPRUGY4).
So, could you please let me know more details about the codes?

Regards,
j-breeze

  • 0
    TI__Guru 65405 points
    Hi J-Breeze,

    I've forwarded this to the TSIP experts. Their feedback should be posted here.

    BR
    Tsvetolin Shulev
  • 0 in reply to Cvetolin Shulev-XID
    TI__Guru* 95265 points
    Hi,

    The CBA status code discussed in Section 2.7.4 of TSIP user guide is TI internal. Some info regarding the Common Bus Architechure (CBA) is here: www.ti.com/.../spraan7.pdf

    Regards, Eric
  • 0 in reply to lding
    Mastermind 7560 points

    Hi Eric,

    Thank you for your reply.

    Some of the status codes are error codes.  It's described in Section 2.7.4.3 of the U/G.
    Could you please let me know that what I should do when the errors occur?

    Regards,
    j-breeze

  • 0 in reply to j-breeze
    TI__Guru* 95265 points
    When you have CBA error, you got an error interrupt. The error handling is described in 2.7.5:

    When a DSP responds to an error interrupt it
    performs the following steps.
    1. The count register for the channel error queue is read and the number of error
    entries on the queue is obtained.
    2. The error queue register is read to obtain the top (oldest) error entry on the
    queue.
    3. The entry is removed or popped off the queue by doing a write to the error queue
    register.
    4. If the count read in step 1 is greater than 1 then steps 2 and 3 should be repeated
    until all error entries have been read from the queue.
    Reading the error queue register when the count register is zero should return an error
    entry value of zero.

    Regards, Eric
  • 0 in reply to lding
    Mastermind 7560 points

    Hi Eric,

    Thank you for your reply.  But you did not answer my question.

    I would really like to know what I should do when the "CBA errors" occur.
    What kind of CBA errors dose TSIP have?
    How can I handle the errors in case of no detailed CBA errors information?

    Regards,
    j-breeze

  • 0 in reply to j-breeze
    TI__Guru* 95265 points
    Hi,

    From what I read the TSIP UG 2.7.5, when you have an error interrupt (Tx error, Rx error, CBA error), the ISR just needs to do above steps 1-4. There is no requirement such as a TSIP reset or power domain shutdown (UG, 4.1 to 4.3), etc.

    Regards, Eric